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Abstract
Global interconnection and communication at high clock
frequencies are becoming more problematic in FPGA. In
this paper, we address this problem by presenting an
interconnect wave-pipelining strategy, which utilizes the
existing programmable interconnects fabrics to provide
high-throughput communication in FPGA. Two design ap-
proaches for interconnect wave-pipelining, using simple
clock phase shifting and asynchronous phase encoding, are
presented in this paper. Experimental results from a Xilinx
Virtex-5 FPGA device are also presented.
1 Introduction
Recently, several novel designs of global communica-
tion link have been proposed. These new proposals pro-
vide an energy efficient and high throughput alternative to
the conventional point-to-point interconnections. Notably,
interconnect wave-pipelining [4, 3, 2] was introduced as
an effective solution to increase the global interconnection
throughput. It offers an opportunity to overcome the ever-
increasing global interconnection delay problems and can
potentially be adopted in FPGAs.
This paper presents two different approaches to realize
wave-pipelined interconnects in FPGAs. The first approach
is a synchronous design using clock phase shifting at the
receiver end to sample the wave-pipelined data. The sec-
ond approach is using the asynchronous phase-encoding
technique to encode data with differential signaling in two
wires. This approach is robust due to the differential sig-
naling and can potentially provide higher throughput. We
implemented these two approaches with wave-pipelining in
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a state-of-the-art FPGA and hardware testing results are re-
ported.
2 FPGA Implementation
2.1 Simple Clock Phase Shifting
Clock shifting approach is a simple and efficient ap-
proach to implement wave-pipelining. It requires calibra-
tion of phase-shifting for the receiver clock after the place-
ment and routing of the link. Sender and receiver blocks are
clocked by snd clk and rsv clk respectively. The receiver
clock has a phase relationship φ with respect to the sender
clock. The testing circuit also comprises of a test pattern
generator at the sender and an identical pattern generator
at the receiver, which will be used to verify the incoming
data. The error results will be registered and counted by
the Microblaze processor in the FPGA. For a Xilinx FPGA,
clock phase shifting can be realized by using the Digital
Clock Manager (DCM) embedded module, which can pro-
vide reasonably high resolution phase shifting of the clock.
Alternatively, the phase can be controlled by inserting delay
logics, such as clock buffers.
The advantage of this approach is that it does not re-
quire any extra dedicated logic in order to implement the
wave-pipelining. However, the design requires proper cali-
bration of the phase. Also, FPGA without embedded phase
lock-loop (PLL) or DCM would be difficult to provide exact
matching of the clock phase at the receiver end.
2.2 Asynchronous Phase Encoding
Phase encoding [1] is an asynchronous signalling ap-
proach that the clock is embedded in the encoded data. The
concept is employing the order of events on a pair of wires
to indicate the bit value. The scheme allows the use of both
rising and falling edges for transmission, allowing a nat-
ural multiplexing of two channels onto the same link. This
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Figure 1. Schematic for a dual-channel phase-encoding link.
can be exploited to increase the bitrate of the link, while
maintaining a reduced operating frequency. Fig. 1 shows
the schematic diagram of a dual-channel link with phase
encoding. The time separation between the edges is imma-
terial and only needs to satisfy the setup/hold condition of
the receiver’s phase detector in order to ensure correct op-
eration.
The modulator circuit provides two sets of data inputs for
the data at the rising and falling edge of the reference clock
(link clk). The circuit creates a phase difference at wire a
and wire b based on the propagation gates delay. Match-
ing of the gates delay in the circuit is important to main-
tain a reasonable phase encoding. In FPGA, this can be
achieved by applying a tight area constraint for the place-
ment to make sure that interconnect delay in the circuit
is minimized. Furthermore, delay elements (τ ) can be in-
serted to increase the phase difference and, especially, this
can avoid local interconnect delay dominant the delay path
in the design.
The advantages of phase-encoding as a serialized sig-
nalling scheme for FPGA can be summarized as follows.
Firstly, The scheme can be readily implemented in FPGA
using only reconfigurable logics. Secondly, the modula-
tor will regenerate the absolute phase relationship between
edges, within the limits of wave-pipelining i.e. without the
need for clocked latches. Thirdly, it is robust to single-event
upsets, as a single event on one wire because of the differ-
ential signalling. However, an important limitation to the
use of phase-encoded links consists in the presence of logic
feedback loops, necessary to the design of reliable phase-
encoding. The link can be designed without feedback loops
if delay lines are used, but this would reduce the overall ro-
bustness, introducing opportunities for process variations-
induced faults.
3 Results
The two designs of interconnect wave-pipelining has
been implemented in a Xilinx Virtex-5 XC5VLX50 FPGA
device (with speed grade -1). For a 75-tile length inter-
connection with 5.5 ns propagation latency, the maximum
frequency of data rate is at around 185 MHz. With phase
shifting, there will be more than one data bit traversing the
line simultaneously. For frequency at around 350 MHz,
which is almost doubles the original maximum frequency.
For the phase encoding design, it can achieve a maxi-
mum frequency 170 MHz of the link clk at Xilinx Virtex-5
XC5VLX50 FPGA. Since the link transmit data with both
rising and falling edges, the link can achieve a transmis-
sion rates of 340 Mb/s. For a link with length 75 tiles and
with transmission rate 340 Mb/s, it doubles the synchro-
nous transmission rate with wave-pipelining. Incorporation
of wave-pipelining design into real applications and aiming
to reduce area and power will be our future work.
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